MENU
November 8 2017

Efficient implementation on FPGAs, DSPs – QR decomposition

This session explains how to take a complex algorithm like the QR factorisation/decomposition and implement it in an efficient fixed point implementation. This presentation will cover the fixed-point analysis and conversion process and show you how you can then generate efficient HDL or C code depending on your target hardware

< Back to events page